Itanium (Microprocessor)
From Library of Congress Subject Headings
Itanium (Microprocessor)
URI(s)
- http://id.loc.gov/authorities/subjects/sh2003001198
- info:lc/authorities/sh2003001198
- http://id.loc.gov/authorities/sh2003001198#concept
Instance Of
Scheme Membership(s)
Collection Membership(s)
Broader Terms
Closely Matching Concepts from Other Schemes
Sources
- found: Work cat.: Evans, James S. Itanium architecture for programmers, c2003: CIP t.p. (Itanium microprocessor; successor to the Pentium microprocessor)
- found: Webopedia, Jan. 6, 2003 (A member of Intel's new Merced family of processors, Itanium is a 64-bit RISC microprocessor. Based on the EPIC (Explicitly Parallel Instruction Computing) design philosophy, which states that the compiler should decide which instructions be executed together, Itanium has the highest FPU power available. In 64-bit mode, Itanium is able to calculate two bundles of a maximum of three instructions at a time. In 32-bit mode, it is much slower. Decoders must first translate 32-bit instruction sets into 64-bit instruction sets, which results in extra-clock cycle use. Itanium's primary use is driving large applications that require more than 4 GB of memory, such as databases, ERP, and future Internet applications)
- found: Microsoft computer dict., 5th ed., c2002 (An Intel microprocessor that uses explicitly parallel instruction set computing and 64-bit memory addressing)
Change Notes
- 2003-03-06: new
Alternate Formats
Suggest terminology
The LC Linked Data Service welcomes any suggestions you might have about terminology used for a given heading or concept.
Would you like to suggest a change to this heading?
Please provide your name, email, and your suggestion so that we can begin assessing any terminology changes.
Fields denoted with an asterisk (*) are required.